Design and Implementation of Low Power High Speed Viterbi Decoder
نویسندگان
چکیده
منابع مشابه
Fpga Implementation of High Speed and Low Power Viterbi Encoder and Decoder
AbstractImplementation of the viterbi decoder in the FPGA plays a dominant role for power and high speed mechanisms. The viterbi decoder is the most efficient decoder. It is commonly used in a wide range of communication and data storage applications. It uses trellis coded modulation (TCM) technique to find the trellis path in the circuit. Here, pre-computation techniques have been adopted for ...
متن کاملHigh Speed Architecture Design Of Viterbi Decoder Using Verilog HDL
The main purpose of this study is to yield the gains obtained by the developers with the usage of Viterbi algorithm. Research mainly centers on the grandness of Viterbi algorithm in the practical applications with the VHDL code. Research not only helps the students related to the communications but it also helps the people who are in the field of decoders as it is one of the efficient method fo...
متن کاملLow Power/High Speed design of a Reed Solomon Decoder
OF T H E PAPER With the spread of Reed Solomon codes t o portable applications, low power RS decoder design has become important. This paper discusses how the Berlekamp Massey Decoding algorithm can be modified in order t o obtain a low power architecture. In addition, modifications thut speed-up the syndrome and error computations are suggested. T h e n the VLSI design of a low power/high spee...
متن کاملOn a Low-Power High-Speed MAP Turbo Decoder Design
Turbo codes have become part of the third generation W-CDMA systems because of their extraordinary coding performance. However, decoder implementation in commercial systems suffers from power, latency and complexity limitations. Here, we address new optimization techniques to overcome these problems. This paper makes two contributions. First, SISO block is designed in a pipeline approach which ...
متن کاملAlgorithm-Based Low-Power/High-Speed Reed–Solomon Decoder Design
With the spread of Reed–Solomon (RS) codes to portable wireless applications, low-power RS decoder design has become important. This paper discusses how the Berlekamp Massey Decoding algorithm can be modified and mapped to obtain a low-power architecture. In addition, architecture level modifications that speed-up the syndrome and error computations are proposed. Then the VLSI architecture and ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Procedia Engineering
سال: 2012
ISSN: 1877-7058
DOI: 10.1016/j.proeng.2012.01.834